

cRIO OPIF 2Tx/2Rx Manual

Optical transceiver modules for Compact RIO



IRS Systementwicklung GmbH

Pfaffenthanner Weg 5 | 93179 Brennberg +49 9484 9500-0 | info@irs.systems www.irs.systems

Proprietary data, company confidential. All rights reserved. Confié à titre de secret d'entrepr ise. Tous droits réservés. Comunicado como segredo empresarial. Reservados todos os direitos. Confiado como secreto industrial. Nos reservamos todos los derechos.



DOCUMENT INFORMATION

Author: Michael Rost (michael.rost@irs.systems)

Last saved: Michael Rost (07.03.2018) File: cRIO_OPIF_5-20MB_2Tx_2Rx_Manual_V_2_0.pdf No Pages: 13

Revision history

| Version | Date | Author | Change Log |
|---------|------------|--------------|---|
| 1.0 | 17.04.2015 | Michael Rost | First draft for 20Mbit/s version |
| 2.0 | 07.02.2018 | Michael Rost | Adapted to 5 and 20 Mbit/s versions including different connectors: SC, ST, FC, SMA |
| | | | |

CONTENT

| DoCument information | 1 |
|-----------------------------------|---|
| Content | 1 |
| Figures | 2 |
| 1 Introduction | 3 |
| 1.1 Purpose of this document | 3 |
| 1.2 Definitions and abbreviations | 3 |
| 1.3 References | 3 |
| 1.4 Document Overview | 3 |
| 2 Hardware | 4 |
| 1.1 Overview | 4 |
| 2.1 Dimensions | 5 |
| 2.2 Technical data | 5 |
| 2.2.1 Timing 20Mbit/s | 6 |
| 2.2.2 Timing 5Mbit/s | 7 |



| 3 | S | oftware overview | . 8 |
|---|-----|--|-----|
| | 3.1 | Simple access example | . 8 |
| | 3.2 | Including the module in the user application | . 9 |
| | 3.3 | Bit error rate testing (20Mbit/s) | 12 |

Figures

| Figure 1: OPIF HW Overview | 4 |
|---|----|
| Figure 2: OPIF Dimensions | 5 |
| Figure 3: Timing 20Mbit/s | 6 |
| Figure 4: Timing 20Mbit/s | 7 |
| Figure 5: Simple access example front panel | 8 |
| Figure 6: Simple access example block diagram | 8 |
| Figure 7: FPGA IO nodes | 9 |
| Figure 8: Add c-series module | |
| Figure 9: Select cRIO-generic type | 10 |
| Figure 10: several modules in parallel | 11 |
| Figure 11: SW example BER-Testing | 12 |



1 Introduction

This document describes the optical interface module for Compact-RIO, which contains

- 2 optical Transmitters -
- 2 optical Receivers -

Both transmitters and receivers can be selected for different speed ranges

- 0...5 MBit/s
- ...20 Mbit/s (no static signalling)

Both transmitters and receivers can be selected for different fiber connector types:

- SC
- ST
- FC
- SMA

In the following chapters the hardware and the basic software drivers are highlighted.

1.1 **Purpose of this document**

Purpose of this document is to describe how to integrate the module in a test system and how to access it from the software point of view. Limits of application are shown in the technical data section.

This document is addressed to system integrators and the users, who are applying the module.

Definitions and abbreviations 1.2

| Abbreviation | Definition |
|--------------|--|
| cRIO | Compact RIO (Measurement device platform of National Instruments |
| OPIF | Op tical Interface |
| SPI | Serial Peripheral Interface (clock synchronous data output) |

1.3 References

| Document | Date | Description |
|--|------------|--------------------------------|
| AV02-0176EN_DS_HFBR-x4xxZ_2014-11-18.pdf | 08.11.2014 | Optical transceiver data sheet |
| | | |

1.4 **Document Overview**

This documented contains 3 sections.

- The first section includes an introduction to this manual
- The second section includes description of the hardware -
- The third section includes accessing the module from the software point of view.





2 Hardware

1.1 Overview

Following block diagram shows the hardware of the module:





During **start-up or reset** of the Compact-RIO system the IOs between the optical interface module and the Compact-RIO are floating. The module is designed in this way, that the transmitter outputs do not emit light during startup phase. I.e. **NO LIGHT** should be regarded as the **SAVE STATE**.

In case of 20Mbit/s versions receivers may show an arbitrary level after power-up. After the first edge is detected, the level is well defined. I.e. The receivers show a logic high, when light is applied. They show low otherwise.

If the **EEPROM is accessed** from the Compact-RIO, all transmit Buffers are disabled. **No light is emitted** by the transmitters.



2.1 Dimensions

cRIO OPIF is designed in a standard Compact-RIO housing with the appropriate Sub-D-Connector. The transmitter and receiver optical IOs vary depending on connector type (SC, FC, ST or SMA)



Figure 2: OPIF Dimensions

2.2 Technical data

Following table shows the technical data of the module.

| Item | Min | Typical | Max | Unit |
|--|-----|---------|------|-----------------|
| Ambient Temperature | | 25 | 50 | °C |
| Supply Voltage (supplied by Compact-RIO) | | 5.0 | 5.25 | V _{DC} |
| Supply current (all transmitters off) | 100 | 150 | 200 | mA |
| Baudrate | | 10 | 20 | MBit/s |
| Forward current per transceiver | | 62 | | mA |
| (Light On, Logic level Low) | | | | |



2.2.1 Timing 20Mbit/s

| Item | | Typical | Max | Unit |
|---|-----|---------|-----|--------|
| Data rate - no static signalling for 20Mbit/s! | >0! | 10 | 20 | MBit/s |
| Driver buffer propagation delay (between Compact- | | 2 | 4 | ns |
| RIO and transmitter LED) additional to HFBR14E4Z | | | | |
| Receiver buffer propagation delay (between Receiver | | 2 | 5 | ns |
| and Compact RIO) additional to HFBR24E6Z | | | | |
| Propagation delay through 2m fiber including all | | 25 | | ns |
| drivers and receivers (see also following figure) | | | | |

For detailed technical data of transmitters and receivers, refer to HFBR14E4Z / HFBR24E6Z datasheet

Following figure shows a timing example of a 20Mbit/s transmission. The shown signals are captured at the cRIO internal pins, which are directly accessed by LabVIEW FPGA. Please note, that you may add delay for synchronisation registers.



Figure 3: Timing 20Mbit/s



2.2.2 Timing 5Mbit/s

| Item | Min | Typical | Max | Unit |
|---|-----|---------|-----|--------|
| Data rate | 0 | | 5 | Mbit/s |
| Driver buffer propagation delay (between Compact- | | 2 | 4 | ns |
| RIO and transmitter LED) additional to HFBR14x4Z | | | | |
| Propagation delay through 1m fiber including all | | 100 | | ns |
| drivers and receivers @ Rising edge input | | | | |
| (see also following figure) | | | | |
| Propagation delay through 1m fiber including all | | 50 | | ns |
| drivers and receivers @ Falling edge input | | | | |
| (see also following figure) | | | | |

For detailed technical data of transmitters and receivers, refer to HFBR14x4Z / HFBR24x2Z datasheet.

Following figure shows a timing example of a 5Mbit/s transmission. The shown signals are captured at the cRIO internal pins, which are directly accessed by LabVIEW FPGA. Please note, that you may add delay for synchronisation registers.

Please note also that receivers for 5Mbit/s add an inversion to the input signal. This inversion has to be considered in the software.



Figure 4: Timing 20Mbit/s



3 Software overview

In the following chapter the example projects are described. In the first example, the user is introduced, how to include the module into the user's application project.

3.1 Simple access example

The simple access example can run only on the Compact-RIO FPGA and may be started directly from the host-

PC. The example is included in the documentation CD: "cRIO_OPIF_Basic_Access"

The example shows two buttons to control the Tx outputs of the module and two indicators, which show the status of the receiver inputs. The following figure shows the front panel, where the receiver inputs are directly connected to the transmitter outputs via plastic fibre.



The following block diagram illustrates, how the IO lines of the module can be directly accessed in the example,

using read/write controls to the user and FPGA IO nodes to the module's hardware.



Figure 6: Simple access example block diagram



The FPGA IO nodes have to be specified in the project as shown in the following figure:

| CRIO_OPIF_Basic_Access.lvproj * - Project Explorer |
|--|
| File Edit View Project Operate Tools Window Help |
| 🌇 🚰 🗿 🗶 🗅 🗅 🗙 💕 📭 🖽 + 🚰 🔺 💠 |
| Items Files |
| Project Items |
| Project: cRIO_OPIF_Basic_Access.lvproj |
| 🖻 💂 My Computer |
| |
| Evild Specifications |
| KI CompactRIO Target (192.108.101.185) |
| EPGA Target 2 (RIO) cRIO-9074) |
| Those ranges 2 (1000, cruo-3074) |
| De Deif |
| - DPIF/ID Select |
| 🚠 OPIF/Rx_1 (OPIF/SPI RdyBsy (DIO2)) |
| OPIF/Rx_2 (OPIF/SPI Func (DIO4)) |
| ··· · · OPIF/SPI CIk |
| ··· · OPIF/SPI Conv (DIO3) |
| |
| |
| OPIF/Tx 1 (OPIF/Trigger (DIO1)) |
| · · · · · · · · · · · · · · · · · · · |
| - DPIF (Slot 4, cRIO-generic) |
| 膮 40 MHz Onboard Clock |
| 🔜 cRIO_OPIF_FPGA_Top_Basic_Access.vi |
| 🚼 Dependencies |
| 🕀 💼 Build Specifications |
| |
| ···· 👟 Build Specifications |
| |

Figure 7: FPGA IO nodes

3.2 Including the module in the user application

To include the module into the user application the blue marked items of the previous figure have to be copied into the LabVIEW project of the user. There are some steps to perform after you have setup your LabVIEW project according to your applied Compact-RIO system:

First include a new cRIO device:

- Right-click on "FPGA Target"
- Select from Popup- Menu "New->C Series modules..."
- Select the checkbox "**New Target or Device**" in the following window:
- Select C Series Module and press "OK"



| Add Targets | and Devices on FPGA Target | X |
|-----------------|---------------------------------------|----------|
| Targets and Dev | /ices | |
| 🔿 Existing tar | rget or device | |
| 💿 Discov | er an existing target(s) or device(s) | |
| 🔘 Specify | / a target or device by IP address | |
| 💿 New target | or device | |
| Targets and De | vvice Types | <u> </u> |
| C Series | Module | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| < | | > |
| | | |
| | Refresh OK Cancel | Help |

Figure 8: Add c-series module

The following window will appear.

| 😰 New C Series Module | |
|------------------------------------|--|
| Name | |
| | |
| Module Type | |
| CRIO-generic CRIO bus as DIO lines | |
| Location | |
| Slot 2 | |
| | |
| | |
| OK Cancel Help | |
| | |

Figure 9: Select cRIO-generic type

Select

- an appropriate name for the module
- "cRIO-generic"
- the **Slot** of the Compact-RIO chassis, where the module should be applied.

Note: If the cRIO-generic module can't be selected, please include the following line into your "LabVIEW.ini" file, while LabVIEW is closed.



Rename the IOs of the module according to the following table, where the respective $Rx (Rx_1, Rx_2)$ and Tx channel (Tx_1, Tx_2) must fit to the respective DIO-line (DIO0...DIO7), which is shown automatically after the C-series module has been included

| OPIF Signal | C-Series Module DIO line |
|-------------|--------------------------|
| SPI Clk | SPI Clk |
| ID Select | ID Select |
| Tx_2 | DIOO |
| Tx_1 | DIO1 |
| Rx_1 | DIO2 |
| | DIO3 / SPI Conv |
| Rx_2 | DIO4 |
| SPI CS | DIO5 / SPI CS |
| SPI MISO | DIO6 / SPI MISO |
| Tx_1 | DIO7 |

The Project window will appear similar to the figure "Figure 7: FPGA IO nodes".

Note, that you may also use different names of the signals.

If you want to apply several optical interface modules, you have to repeat the process as often as there are modules. In this case, the signal names of all modules must be unique in the whole project.





3.3 Bit error rate testing (20Mbit/s)

The following example generates a bit-stream in the FPGA, transmits the bit-stream on the optical transmitters, receives the data via the optical interconnected receivers and compares transmitted and received data to determine bit error rates of the transmission. The example is included in the documentation

CD: "cRIO_OPIF_BER-Test"

In detail the example performs the following:

- The FPGA generates bit-streams for the transmitters continuously
- The bit-streams may be selected from three options
 - Static control (as in the basic access example)
 - o Toggle (with every clock, the transmitter level changes its level)
 - Noise (uniform white noise with adjustable amplitude as 16 bit value)
- Transmitters should be optically connected to the receivers
 - o Transmitter 1 to Receiver 2
 - o Transmitter 2 to Receiver 1
- The received data is over-sampled at 80Mhz, where every second sample is valid. I.e. the real data sampling frequency is 20MHz, as it is the same as for the transmitters.
- The received data is compared with the transmitted data.

The following figure shows the example front panel of the PC software, which controls and visualizes the bit error rate tester:



Figure 11: SW example BER-Testing

After the VI has started, PC-Software immediately tries to connect to the and the FPGA of the cRIO and will automatically run when the cRIO is available. If any system error occurs (e.g. cRIO is not available) the software stops and the erro is described in the error out indicator. Make sure, that the proper FPGA device is selected and restart execution.