IRS cRIO-Resolver-Simulation

Manual
4.5 GUI for stand-alone system ............................................................................................ 25
  4.5.1 Installation .................................................................................................................. 25
  4.5.2 Front Panel .................................................................................................................. 25
  4.5.3 Start/Stop GUI ............................................................................................................. 26
  4.5.4 Select System .............................................................................................................. 27
  4.5.5 Save all settings .......................................................................................................... 28
  4.5.6 Change Resolver settings ........................................................................................... 28
  4.5.7 Current Status indicators ........................................................................................... 30
4.6 VIs for integration into user application ........................................................................... 31
  4.6.1 PC_ResSi_Wr.vi .......................................................................................................... 31
  4.6.2 PC_ResSi_Rd.vi .......................................................................................................... 31

General

1.1 Revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>21.11.2012</td>
<td>1.0</td>
<td>Initial release</td>
</tr>
<tr>
<td>03.12.2012</td>
<td>1.1</td>
<td>- added: screenshots</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- added: block diagram</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- changed: software interface</td>
</tr>
<tr>
<td>07.12.2012</td>
<td>1.2</td>
<td>Adaptation to a more generic documentation</td>
</tr>
<tr>
<td>29.01.2013</td>
<td>1.3</td>
<td>Adaptation of software part to control by DLL, FPGA and LabVIEW</td>
</tr>
<tr>
<td>28.03.2013</td>
<td>2.0</td>
<td>Added extension for HW version 2.0 including programmable amplitude.</td>
</tr>
<tr>
<td>09.04.2015</td>
<td>2.1</td>
<td>Updated Software for LV2013, added Executable GUI</td>
</tr>
<tr>
<td>27.05.2015</td>
<td>2.2</td>
<td>Added Speed ramp functionality</td>
</tr>
</tbody>
</table>

Table 1: Revision history

1.2 Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cRIO</td>
<td>Compact reconfigurable input output module</td>
</tr>
<tr>
<td>FIFO</td>
<td>First in first out</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field programmable gate array</td>
</tr>
<tr>
<td>LUT</td>
<td>Look-up table</td>
</tr>
<tr>
<td>MAX</td>
<td>Measurement &amp; Automation Explorer</td>
</tr>
<tr>
<td>PGA</td>
<td>Programmable gain amplifier</td>
</tr>
<tr>
<td>RPM</td>
<td>Revolutions per minute</td>
</tr>
<tr>
<td>RT</td>
<td>Real time</td>
</tr>
<tr>
<td>SPI</td>
<td>Serial peripheral interface</td>
</tr>
<tr>
<td>VI</td>
<td>Virtual instrument</td>
</tr>
</tbody>
</table>

Table 2: Abbreviations

1.3 Purpose

This document describes the hardware functionality and the usage of the software interface for IRS resolver simulation module.
1.4 Annexes

<table>
<thead>
<tr>
<th>Nr.</th>
<th>Document</th>
<th>Date</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>cRIO_Resolver_Simulator_V1.2.pdf</td>
<td>07.01.2013</td>
<td>Schematic</td>
</tr>
</tbody>
</table>

Table 3: Annexes

1.5 List of tables

Table 1: Revision history .............................................................................................................................. 3
Table 2: Abbreviations .................................................................................................................................. 3
Table 3: Annexes .......................................................................................................................................... 4
Table 4: Technical data ................................................................................................................................. 8
Table 5: Pin out front connector .................................................................................................................. 8
Table 6: Control Parameter description ........................................................................................................ 11
Table 7: RPM meaning depending on current mode ......................................................................................... 12
Table 8: Amplitude Control description ........................................................................................................ 12
Table 9: PRM Parameter meaning .................................................................................................................. 15
Table 10: FPGA Parameter description (speed and position) ......................................................................... 18
Table 11: Module state .................................................................................................................................. 19
Table 12: FPGA Parameter description (amplitude control) ........................................................................ 19
Table 13: FPGA IO special function names .................................................................................................. 21
Table 14: FPGA memory description ........................................................................................................... 21

1.6 List of figures

Figure 1: Resolver principle .......................................................................................................................... 5
Figure 2: Resolver signal ............................................................................................................................... 5
Figure 3: typical simulation waveform .......................................................................................................... 6
Figure 4: Block diagram ................................................................................................................................. 7
Figure 5: Input and output signals at 10000 rpm ......................................................................................... 9
Figure 6: Input and output signals at 4000 rpm ......................................................................................... 9
Figure 7: Input and output signals at 1000 rpm ......................................................................................... 10
Figure 8: Details on switching point ........................................................................................................... 10
Figure 9: sine wave LUT .............................................................................................................................. 12
Figure 10: FPGA Top level design interfaces ............................................................................................. 18
Figure 11: Project explorer ......................................................................................................................... 20
Figure 12: Top-VI interfaces ....................................................................................................................... 21
Figure 13: Two modules in one chassis ...................................................................................................... 22
Figure 14: Simple Example VI .................................................................................................................... 23
Figure 15: Amplitude change Example ..................................................................................................... 24
2. Introduction
IRS cRIO resolver simulator can be used in a National Instruments Compact-RIO chassis to simulate the signal of the resolver sensor of electric motors.

2.1 Resolver sensor
Resolver sensors are often used in the power-train of electrical or hybrid vehicles. Following figure shows the principle of a typical resolver, where the Excitation winding “R” is rotating. The two stator windings receive the energy from the excitation and generate a signal with an amplitude, depending on the rotor position.

![Figure 1: Resolver principle](image)

When the Excitation winding is rotating, the two stator windings will show a signal similar to the following figure on the right.

![Figure 2: Resolver signal](image)
2.2 Resolver simulation
For component testing of the power stages of the motor driver, it is often not desired to include an original motor with its sensors in the tester. On the other hand the resolver signal should be generated for both functional test, End-Of-Line test or for lifetime tests during design validation.

Especially for lifetime testing IRS provides test systems which simulate the original motor by means of passive inductive loads. With this setup high phase currents of $400A_{\text{rms}}$ can be generated, while the power loss is very low, since the energy is stored as reactive power in the load coils.

The inverter, which is tested and generates the phase currents through the load coils, must “see” the same conditions as it would see with a real electric motor in the car. Thus, the sensor signal of the electric machine must be emulated. At this point the Resolver simulation comes into play.

The resolver simulation can simulate the sensor signal of a rotating machine or may emulate specific positions of the electric motor. The module can be controlled by software to stop at certain positions or perform continuous modulation, like a rotating electric motor does. Following figure shows a typical waveform of the resolver simulator:

![Figure 3: typical simulation waveform](image)

3. Hardware
The following chapter highlights the hardware of the module.
3.1 Block diagram

The following figure shows the block diagram of the module. The signals on the right are accessible to the user. The signals on the left represent the Compact-RIO interface and are not described in detail in this manual.

Figure 4: Block diagram

All input and output signals are isolated from the Compact-RIO. The Excitation reference input, sine and cosine outputs are isolated by means of transformers. The SYNC input is digitally isolated by means of optocoupler.

3.2 Interfaces

The user interface Signals have the following functionality. Every signal has a positive and negative terminal.

- **Excitation reference In:**
  - Input signal from the power converter to be tested
  - Typical sine wave signal of about 10V_{pp} is applied

- **Sine / Cosine Out:**
  - Output signals from the simulation, which is an Amplitude-modulated representation of the excitation signal. Modulation is performed by software.

- **SYNC input:**
  - This signal can be used to synchronize the modulation frequency of sine and cosine outputs to a speed signal.
  - i.e. RPM of the motor can be applied here.
3.3 Technical data

<table>
<thead>
<tr>
<th>Signal</th>
<th>Item</th>
<th>Min</th>
<th>Typical</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>Supply voltage (provided by cRIO chassis, no external voltage required)</td>
<td>4,5</td>
<td>5,5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Power consumption (provided by cRIO chassis)</td>
<td>50</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Excitation reference input</td>
<td>Excitation reference voltage range</td>
<td></td>
<td></td>
<td>20</td>
<td>V&lt;sub&gt;pp&lt;/sub&gt;</td>
</tr>
<tr>
<td></td>
<td>Excitation reference input resistance (@10 kHz, inductive)</td>
<td></td>
<td>+j 2000</td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td>Excitation reference input frequency</td>
<td>2</td>
<td>10</td>
<td>20</td>
<td>kHz</td>
</tr>
<tr>
<td>SYNC input</td>
<td>SYNC input voltage range (peak voltage)</td>
<td>5</td>
<td>50</td>
<td></td>
<td>V&lt;sub&gt;peak&lt;/sub&gt;</td>
</tr>
<tr>
<td></td>
<td>SYNC input detection threshold</td>
<td></td>
<td>3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>SYNC input frequency</td>
<td>1</td>
<td>200</td>
<td></td>
<td>Hz</td>
</tr>
<tr>
<td></td>
<td>SYNC input current (U &gt; 3 V )</td>
<td>2</td>
<td>7</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Sine / Cosine output</td>
<td>Sine/ Cosine Output level (depends on software settings)</td>
<td>0</td>
<td>20</td>
<td></td>
<td>V&lt;sub&gt;pp&lt;/sub&gt;</td>
</tr>
<tr>
<td></td>
<td>Output resistance (@2,5 ... 10 kHz )</td>
<td>5</td>
<td>7</td>
<td>20</td>
<td>Ω</td>
</tr>
</tbody>
</table>

Table 4: Technical data

3.4 Pin out

The following table shows the pin out of the front connector.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SYNC +</td>
</tr>
<tr>
<td>1</td>
<td>SYNC -</td>
</tr>
<tr>
<td>2</td>
<td>Sine OUT -</td>
</tr>
<tr>
<td>3</td>
<td>Sine OUT +</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>5</td>
<td>Cosine OUT -</td>
</tr>
<tr>
<td>6</td>
<td>Cosine OUT +</td>
</tr>
<tr>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>Excitation reference IN -</td>
</tr>
<tr>
<td>9</td>
<td>Excitation reference IN +</td>
</tr>
</tbody>
</table>

Table 5: Pin out front connector

An input sine wave will be modulated depending on the requested sense of rotation and motor speed. The modulated signals will be output as a damped sine wave and a damped (and phase shifted) cosine wave. The attenuation can be configured by software.

It is also possible to set a static rotor angle.

Furthermore a synchronization input is available which can be used to measure an external frequency for example.
3.5 Example Waveforms
The next screenshots illustrate the functionality (channel 1: excitation, channel 2: sine output, channel 3: cosine output).

Figure 5: Input and output signals at 10000 rpm

Figure 6: Input and output signals at 4000 rpm
4. Software

This chapter details the software part. The software of the simulation is mainly executed on a cRIO FPGA and can run on any Compact-RIO chassis. It is already compiled and tested for a NI-9074 and NI-9075 with the module at slot 1. The source code of the software is included in the module’s documentation and can also be included into a user specific LabVIEW project.

In the LabVIEW project, there is also an example code included, how to control the module from the PC with LabVIEW. This example code for execution on a computer may be easily ported to real-time execution on the Compact-RIO real-time controller.
Furthermore a DLL is available to control the module from applications, written in C-code. An example software is included in the documentation CD, which describes how to use the DLL. Please note, that the DLL will work only with the respective FPGA-bitfile, which is already compiled for a cRIO-9075 chassis including a single module on slot 1.

Thus, the following description covers the chapters:

- General control
- Module control by DLL
- FPGA:
  - Interfaces
  - Including the code into a user defined FPGA-application
- Control of the module with LabVIEW code running on PC or LabVIEW-RT
- Control by executable GUI for stand-alone cRIO real-time system.

### 4.1 General Control

In the following chapter the general control parameters are described. Their names will be consequently used on different software layers, like FPGA top level design, PC control demo software or the DLL.

The amplitude control with programmable full scale transformation ratio is only available for HW version 2.0 or higher.

#### 4.1.1 Mode and Speed control

The following parameters can be used to control the status and speed of the module by software

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
</table>
| **Mode**           | Enumeration                   | FixedPosition: Set to fixed position. When this mode is set, the module changes the actual position until it reaches the fixed position and holds this fixed position.  
|                    |                               | Rotate_Right: Rotate right with speed, specified by RPM_Set value.  
|                    |                               | Rotate_Left: Rotate left with speed, specified by RPM_Set value.  
|                    |                               | Rotate_Right_Sync: Rotate right with speed, specified by SYNC input.  
|                    |                               | Rotate_Left_Sync: Rotate left with speed, specified by SYNC input.  
| RPM_Set            | Numeric Value to Set          | Speed of rotation in RPM (rounds per minute) (only in Mode Rotate_xxx).  
| Position_Set       | Numeric Value to Set          | constant position of the simulation in degree in the range 0...360° (only in Mode FixedPosition).  
| SYNC_Phase         | Numeric Value to Set          | constant phase of the rotation relative to Sync input in the range 0...360° (only in Mode Rotate_xxx_Sync).  
| Speed_Gradient     | Numeric Value to Set          | Speed change rate in RPM per second, take new speed immediately, when 0  
| RPM_Actual         | Numeric Value to Read         | Actual Speed of rotation in RPM (rounds per minute).  
| Position_Act       | Numeric Value to Read         | Actual position of the simulation in degree in the range 0...360°.  
| RPM_SYNC           | Numeric Value to Read         | Actual Speed of Sync input in RPM (rounds per minute).  

Table 6: Control Parameter description
The parameter RPM_Set has different meanings depending on the simulation state, as shown in the following table:

<table>
<thead>
<tr>
<th>RPM_Set Value</th>
<th>Mode</th>
<th>RPM_Set meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt; 0</td>
<td>FixedPosition</td>
<td>Defines the speed, how fast the module changes to the fixed position.</td>
</tr>
<tr>
<td></td>
<td>Rotate_Right</td>
<td>Rotation speed</td>
</tr>
<tr>
<td></td>
<td>Rotate_Left</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Rotate_Right.Sync</td>
<td>Minimum rotation speed, when no SYNC signal is applied</td>
</tr>
<tr>
<td>= 0</td>
<td>Any</td>
<td>Set position to fixed position immediately.</td>
</tr>
</tbody>
</table>

Table 7: RPM meaning depending on current mode

### 4.1.2 Amplitude control

The following interfaces can be used to control the transformation ratio of the module. Please note, that PGA_Set is only functional available for resolver simulation hardware version 2.0 or higher.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PGA_Set</td>
<td>Numeric value to set</td>
<td>0 0.078125 Maximum transformation ratio when sine LUT is defined to full scale (Amplitude 100%)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 0.15625</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 0.3125</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 0.625</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 1.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 2.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6 5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7 10</td>
</tr>
</tbody>
</table>
| Write_LUT  | Binary switch to initiate DMA transfer (see also DMA_FIFO) | Set “Write_LUT” to True, fill the DMA_FIFO. Reset “Write_LUT” to False after DMA has completed.
| DMA_FIFO   | DMA Buffer to write a sine wave lookup table | Write a sine wave amplitude waveform with 1024 elements as 14-Bit integer values as shown in the following figure |

Table 8: Amplitude Control description

With PGA_Set the transformation ratio range may be specified. When this value is set, the ratio may be additionally fine tuned by writing the sine wave LUT via the DMA_FIFO. The sine wave must be represented by 1024 integer values (i16) according to the following figure. This figure shows the sine wave for full scale - where the maximum value is 16383 for full amplitude.

Use the LabVIEW-VI “LUT_Init” to create a standard sine wave for the DMA_Buffer with an adjustable Amplitude-factor of 0…100% as input parameter.

Figure 9: sine wave LUT
4.2 Control by DLL

The following functions are available to control the module with a DLL. The DLL requires that a Compact-RIO chassis is connected via Ethernet to the PC, where the DLL is running. The DLL has to be re-compiled using the Bitfile for the actual used chassis and module. The current DLL is available for cRIO-9075 with one module at slot 1.

Please note, that control by DLL is not implemented for all versions

To access the DLL by an application, the following files have to be included in the application:

- cRIO_ResolverSimulation.dll
- cRIO_ResolverSimulation.h
- cRIO_ResolverSimulation.lib

4.2.1 Communication control

4.2.1.1 Open connection

Following function opens the connection to the module:

```c
int __stdcall cRIO_ResolverSim_Open (char* sRIO_Device_IP_Address);
```

The parameters have the following meaning:

- `sRIO_Device_IP_Address`:
  - Zero-Terminated String, which contains the IP address of the cRIO-chassis’s FPGA:
  - A typical address string is as follows: “192.168.101.88”
  - The IP-address of the Compact-RIO chassis may be changed using the NI-MAX “Measurement and Automation Explorer”

- Return Value:
  - The function returns an error code
    - Zero  => no error
    - Negative => error
    - Positive  => Warning
4.2.1.2 Read Version
This function returns the compilation date of the FPGA design.

```c
int __stdcall cRIO_ResolverSim_GetVersion (unsigned int* nVersion_Nr);
```

- **nVersion_Nr:**
  - compilation date of the FPGA code. Readable in hexadecimal representation 0xYYYYMMDD, e. g. 0x20130128
- **Return Value:**
  - The function returns an error code

4.2.1.3 Close connection
Following function closes the connection to the simulation module:

```c
int __stdcall cRIO_ResolverSim_Close (void);
```

- **Return Value:**
  - The function returns an error code
    - Zero => no error
    - Negative => error
    - Positive => Warning

4.2.2 Get Error description
Following function converts the error code, returned by the DLL functions to a readable text.

```c
int __stdcall cRIO_ResolverSim_GetErrorText (int nErrorCode, char* sError_String);
```

The parameters have the following meaning:

- **nErrorCode:**
  - in this parameter the application may pass the error code returned by a DLL function
- **sError_String:**
  - in this parameter the description of the error is returned by copying data to this buffer
  - The application must provide enough space in the buffer (>1024 elements)
- **Return Value:**
  - The function always returns 0

4.2.3 Set simulation parameters
Following function sets the actual mode of the simulation.

```c
int __stdcall cRIO_ResolverSim_SetStatus (cRIO_ResolverSim_Mode eMode,
                                         double fPosition_degrees_Set,
                                         double fRPM_Set,
                                         double fSync_Phase_Set,
                                         double fTransformationRatio);
```
The parameters have the following meaning:

- **eMode**:  
  o This enumeration parameter defines the current simulation state according to table Table 6: Control Parameter description
  ```c
  typedef enum  
  {  
    cRIO_ResolverSim_Mode_FixedPosition   = 0,  
    cRIO_ResolverSim_Mode_Rotate_Right    = 1,  
    cRIO_ResolverSim_Mode_Rotate_Left    = 2,  
    cRIO_ResolverSim_Mode_Rotate_Right_sync = 3,  
    cRIO_ResolverSim_Mode_Rotate_Left_sync  = 4,  
  } cRIO_ResolverSim_Mode;
  ```

- **fPosition_degrees_Set**:  
  o This is the position to set in °. The range may be 0...360°  
  o This value is only valid if the current simulation mode is “FixedPosition” (see also chapter 4.1.1)

- **fRPM_Set**:  
  o This rotating speed in rounds per minute (RPM) the meaning is depending on the actual mode as shown in the following table  
  o The meaning of this value is dependent on the different modes (see 4.1.1).

- **fSync_Phase_Set**:  
  o This function sets the phase of the rotation signal relative to the positive edge of the SYNC signal in°.  
  o The range may be 0...360°  
  o This value is only valid if the current simulation mode is “Rotate_Right_Sync” or in mode “Rotate_Left_Sync”. (see also chapter 4.1.1)

- **fTransformationRatio**:  
  o This function sets the transformation ratio of the simulation.  
  o Transformation ratio is converted in the two parameters of chapter 4.1.2  
    - PGA_Setting  
    - Amplitude setting of the LUT-Values

- **Return Value**:  
  o The function returns an error code  
    - Zero => no error  
    - Negative => error  
    - Positive => Warning

See following table for the meaning of the speed parameter depending on the current mode:

<table>
<thead>
<tr>
<th>fRPM_SetValue</th>
<th>Mode</th>
<th>fRPM_Set meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt; 0</td>
<td>FixedPosition</td>
<td>Defines the speed, how fast the module changes to the fixed position.</td>
</tr>
<tr>
<td></td>
<td>Rotate_Right</td>
<td>Rotation speed</td>
</tr>
<tr>
<td></td>
<td>Rotate_Left</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Rotate_Right_Sync</td>
<td>Minimum rotation speed, when no SYNC signal is applied</td>
</tr>
<tr>
<td></td>
<td>Rotate_Left_Sync</td>
<td></td>
</tr>
<tr>
<td>= 0</td>
<td>any</td>
<td>Set position to fixed position immediately.</td>
</tr>
</tbody>
</table>

Table 9: PRM Parameter meaning
4.2.4 Set Speed Ramp

Following function sets the rate for speed change in RPM per second. If the rate is 0, new speed settings are applied immediately. Otherwise, the speed will change at the specified rate.

```c
int __stdcall cRIO_ResolverSim_SetRampGrad ( double fRPM_Gradient_Set )
```

The parameters have the following meaning:

- `fRPM_Gradient_Set`:
  - sets the actual ramp gradient in RPM per second
- **Return Value**:
  - Zero => no error
  - Negative => error
  - Positive => Warning

4.2.5 Get simulation status

Following function reads the current status of the simulation. The status is described in the current position, the current rotation speed and current SYNC input speed.

```c
int __stdcall cRIO_ResolverSim_GetStatus ( double* fSync_Frequency_RPM,
                                           double* fActual_Frequency_RPM,
                                           double* fPosition_degrees);
```

The parameters have the following meaning:

- `fSync_Frequency_RPM`:
  - This is the current speed of the synchronisation input in rounds per minute
- `fActual_Frequency_RPM`:
  - This is the current speed of the simulation in rounds per minute
- `fPosition_degrees`:
  - This is the current position in °. The range may be 0…360°
- **Return Value**:
  - The function returns an error code
    - Zero => no error
    - Negative => error
    - Positive => Warning

4.2.6 Save settings

Following function saves the current settings in the cRIO system. After finishing the boot process after power-up the settings are restored automatically.

```c
int __stdcall cRIO_ResolverSim_SaveSettings ( void );
```

The parameters have the following meaning:

- **Return Value**:
  - The function returns an error code
    - Zero => no error
    - Negative => error
    - Positive => Warning
4.2.7 DLL Test software

A debug panel is included to test the access to resolver simulation by DLL. This tool is included as an installer in the folder

- CRIO_ResolverSim_DLL_Test_Install

In the bin folder on the documentation CD.

The following window appears after installation has been finished and software has been started:

After

- the correct IP address has been entered,
- a resolver simulation system is present in the network
- and has finished boot process (approx. 1 minute),

the connection may be established by pressing the “Open” button. If the connection is established, the window will appear as follows. The user may access the simulation by the controls.
4.3 FPGA

The cRIO module’s software mainly runs in the FPGA of a Compact RIO system. It can run as a stand-alone application, ready compiled for NI-9075 and NI-9074 chassis. The FPGA code may be included into a user defined LabVIEW-FPGA application.

Following controls and indicators are available at the FPGA Top level design

4.3.1 Interfaces for speed and position control

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Direction</th>
<th>Datatype</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sample_Rate [Ticks]</td>
<td>IN</td>
<td>U32</td>
<td>Update rate of the output samples to define the rotating speed. When RPM is the desired speed in rounds per minute: Sample_Rate [Ticks] = ( \frac{40 \times 60}{1024 \times \text{RPM}} )</td>
</tr>
<tr>
<td>Position_fixed_LUT</td>
<td>IN</td>
<td>U16</td>
<td>Sets a constant position of the simulation The value is in the range 0…1023, representing an angle of 0…360° Position_fixed_LUT = Angle * 1024/360</td>
</tr>
<tr>
<td>Direction</td>
<td>IN</td>
<td>BOOL</td>
<td>Sets sense of rotation FALSE -&gt; Left TRUE -&gt; Right</td>
</tr>
<tr>
<td>Rotate_Enable</td>
<td>IN</td>
<td>BOOL</td>
<td>TRUE -&gt; a rotating machine is simulated. FALSE -&gt; a fixed position is simulated</td>
</tr>
<tr>
<td>SYNC_Enable</td>
<td>IN</td>
<td>BOOL</td>
<td>TRUE: rotating speed derived from the SYNC input frequency FALSE: rotating speed derived from the Sample_Rate[Ticks] input</td>
</tr>
<tr>
<td>SYNC_Phase_LUT</td>
<td>IN</td>
<td>U16</td>
<td>Sets the 0° simulation value, relative to the positive edge of the SYNC input signal The value is in the range 0…1023, representing an angle of 0…360° SYNC_Phase_LUT = Angle * 1024/360</td>
</tr>
<tr>
<td>Speed_Gradient [RPMps]</td>
<td>IN</td>
<td>FXP24</td>
<td>Speed change rate in RPM per second, take new speed immediately, when 0. Otherwise 1 RPM/s up to 16e6 RPM/s</td>
</tr>
<tr>
<td>Sync_Period_[Ticks]</td>
<td>OUT</td>
<td>U32</td>
<td>Number of ticks between two positive edges on SYNC input (Ticks of 25ns)</td>
</tr>
<tr>
<td>Position_actual_LUT</td>
<td>OUT</td>
<td>U32</td>
<td>Actual position of the simulation.</td>
</tr>
<tr>
<td>FirmwareVersion</td>
<td>OUT</td>
<td>U32</td>
<td>Returns the compilation date, readable in hexadecimal: YYYYMMDD</td>
</tr>
<tr>
<td>SampleRate_Actual [Ticks]</td>
<td>OUT</td>
<td>U32</td>
<td>Current update rate of the output samples defining the rotating speed. The actual speed RPM is calculated: RPM = ( \frac{40 \times 60}{1024 \times \text{SampleRate_Actual [Ticks]}} )</td>
</tr>
</tbody>
</table>

Table 10: FPGA Parameter description (speed and position)
Please note, that the input and outputs are handled as “raw” data to keep size of the FPGA code low and efficiency high, since calculations of positions in degrees or speeds in RPM can be easy calculated on a computer. These calculations would consume some resources of the FPGA. The calculation of the values is explained in the following table.

Depending on the Boolean controls the functionality is as described in the following table:

<table>
<thead>
<tr>
<th>Rotate Enable</th>
<th>Direction</th>
<th>SYNC Enable</th>
<th>Functional state</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Set to fixed position. When this flag is set, the module changes the actual position until it reaches the fixed position “Position_fixed_LUT”</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rotate left with speed, specified by “Sample_Rate [Ticks]”</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rotate right with speed, specified by “Sample_Rate [Ticks]”</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rotate left with speed, specified by SYNC input</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rotate right with speed, specified by SYNC input</td>
</tr>
</tbody>
</table>

Table 11: Module state

The parameter “Sample_Rate [Ticks]” is derived from the Parameter RPM_Set and has influence on the functional state of the module according to Table 7: RPM meaning depending on current mode.

### 4.3.2 Amplitude control interfaces

The following interfaces can be used to control the transformation ratio of the module. Please note, that PGA_Set is only functional available for resolver simulation hardware version 2.0 or higher.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PGA_Set</td>
<td>Numeric value to set</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>Write_LUT</td>
<td>Binary switch to initiate DMA transfer (see also DMA_FIFO)</td>
<td>Set “Write_LUT” to True, fill the DMA_FIFO. Reset “Write_LUT” to False after DMA has completed.</td>
</tr>
<tr>
<td>DMA_FIFO</td>
<td>DMA Buffer to write a sine wave lookup table</td>
<td>Write a sine wave amplitude waveform with 1024 elements as 14-Bit integer values as shown in the following figure</td>
</tr>
</tbody>
</table>

Table 12: FPGA Parameter description (amplitude control)

With PGA_Set the transformation ratio range may be specified. When this value is set, the ratio may be additionally fine tuned by writing the sine wave LUT via the DMA_FIFO.

The sine wave must be represented by 1024 integer values (i16) according to the following figure. This figure shows the sine wave for full scale - where the maximum value is 16383 for full amplitude.

Use the LabVIEW-VI “LUT_Init” to create a standard sine wave for the DMA_Buffer with an adjustable Amplitude-factor of 0...100% as input parameter. See also chapter 4.1.2 for detailed description.
4.3.3 Integration in user FPGA application

When several modules or a different Compact-RIO chassis have to be applied, the user may integrate NI-RIO 4.0 (or higher) should be installed on the Compact-RIO.

In order to use the module in user applications first of

- all the required signals (marked in the next figure)
- as well as the memories (SPI FIFO block memory and look-up table)
- and clock settings

must be copied from the sample project to the new application. Then the module must be added to the project. The next figure also shows that.

Figure 11: Project explorer

In the next window select New target or device, then C Series Module. In the next window type in a module name and select the required slot. The module type must be set to cRIO-generic. If this option is not available, the following line must be added to the LabVIEW.ini file (LabVIEW must be closed).

cRIO_FavoriteBrand=generic
It is recommended to rename some default signal names as it can be seen in the next table.

<table>
<thead>
<tr>
<th>Default name</th>
<th>Recommended name</th>
</tr>
</thead>
<tbody>
<tr>
<td>OvrSmpClk (DIO0)</td>
<td>FPGA_IO SYNC input</td>
</tr>
<tr>
<td>SPI Func (DIO4)</td>
<td>FPGA_IO COS Sign</td>
</tr>
<tr>
<td>SPI RdyBsy (DIO2)</td>
<td>FPGA_IO SIN Sign</td>
</tr>
<tr>
<td>SPI Conv (DIO3)</td>
<td>FPGA_IO PGA G0</td>
</tr>
<tr>
<td>Trigger (DIO1)</td>
<td>FPGA_IO PGA G1</td>
</tr>
<tr>
<td>SPI _MISO (DIO6)</td>
<td>FPGA_IO PGA G2</td>
</tr>
</tbody>
</table>

Table 13: FPGA IO special function names

The FPGA Top level design runs in two Single-Cycle Timed Loops. If the design has to be integrated into a user application, you should care about the following:

- Route FPGA-IOs to the module’s corresponding IO in the project.
- Make sure that the “Resolver_Main” runs in the 40Mhz clock domain
- Make sure that the “SPI-Handler” runs in the SPI clock domain (48MHz)
- Route Memory references to the defined memories in the project:

<table>
<thead>
<tr>
<th>Memory Name</th>
<th>Type</th>
<th>Elements</th>
<th>Data Type</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMA_FIFO</td>
<td>Host to Target DMA</td>
<td>1024</td>
<td>I16</td>
<td>FIFO to update LUT_Sine from PC</td>
</tr>
<tr>
<td>FIFO_SPI_Resolver</td>
<td>Target scoped FIFO</td>
<td>37</td>
<td>U32</td>
<td>FIFO to transfer samples to SPI</td>
</tr>
<tr>
<td>LUT_Sine</td>
<td>Block memory</td>
<td>1024</td>
<td>I16</td>
<td>Memory holding the sine wave samples</td>
</tr>
</tbody>
</table>

Table 14: FPGA memory description
4.3.4 Integration of several modules

The user may integrate several modules into the LabVIEW-FPGA application. An example code for NI9074-chassis is included on the documentation and software CD. Following figure illustrates the project window and the block diagram:

Every module has to be defined in the project window.

For every module following memories must be available once:
- LUT_sine
- FIFO_SPI_Resolver

In the block diagram following Vis must be included once for every module:
- FPGA_Resolver_Main
- FPGA_Resolver_SpiHandler

When the sine LUT for all modules may be equal, the user may adapt the VI FPGA_SubWriteLUT, so that all lookup-tables for all modules are written in parallel using only one DMA_FIFO. View the LabVIEW example shows this procedure.

Please note, that in LabVIEW 2013 some controls are combined in clusters to provide easier integration of several modules.
4.4 Direct FPGA-Control

The module may be controlled by a LabVIEW application running either on a PC or on the real-time controller on the Compact-RIO chassis. The LabVIEW application may directly access the FPGA controls. Please note, that in LabVIEW 2013 examples some controls are combined in clusters to provide easier integration of several modules.

4.4.1 Simple Example

The FPGA-IO’s, described in chapter 4.3.1 can be accessed by LabVIEW. Simple demo software is provided, which includes the general control functions as described in chapter 4.1.

![Simple Example VI](image)

- First OPEN reference to the FPGA bitfile.
- Controls and indicators are available as described in chapter 4.3.1
- The input and output values have to be scaled in an appropriate way.
- The reference must be closed on exit.

The example VI can be run on a PC or directly on the Compact-RIO RT-controller. The only difference is the resource name, which has to be adapted to

- “rio://RIO0” in case of RT
- “rio://<IP-Address>/RIO0” in case of PC (e.g. “rio://192.168.101.88/RIO0”)
4.4.2 Amplitude control

The simulation’s output amplitude may be adjusted by software by changing the transformation ratio of the module. There are two interfaces available to change the transformation ratio:

- Changing the sine wave amplitude by changing the sine LUT
- Changing the full scale maximum by setting a programmable amplifier.

Changing the PGA setting can be done by adjusting the control “PGA_Set” (see also chapter 4.1.2 for detailed description).

Following figure shows an example, how to “fine tune” the transformation ratio by changing the sine wave LUT:

![Figure 15: Amplitude change Example](image)
4.5 GUI for stand-alone system

For changing application specific settings a custom graphical user interface (GUI) is implemented.

4.5.1 Installation

To run the GUI, an executable “ResSi.exe” can be found on the documentation disc. The entire folder, which contains this executable should be copied to the PC.

Additionally, LabVIEW 2013 runtime has to be installed. The runtime is available on the documentation disc, but may be also downloaded at NI.com.

4.5.2 Front Panel

All changes of the settings are only applied, when:

- GUI is running (see chapter 4.5.3)
- System is properly selected (see chapter 4.5.4) – otherwise GUI stops with error.
4.5.3 Start/Stop GUI

The GUI automatically starts, when “ResSi.exe” is executed.

The “Start application” button is shown as in the following figure, when the GUI is running:

To stop the GUI, press the STOP-button.

To restart GUI, press the “Start Application” button on the upper left corner.

The GUI automatically stops, when an error occurs. An error is signalled and explained on the error_out indicator.

If the system is not properly selected, an error occurs and the GUI is stopped. Select the system according to chapter 4.5.4 and restart GUI by pressing the “Start Application” button.
4.5.4 Select System

Accessing the settings of the system is achieved using Ni-PSP shared variables. The variable server runs on the cRIO system. Since the IP-address of the system may vary, the user must select the correct system.

Press the “Variable Reference”

The following window should appear:

Select the item “Variables” on the system with the correct IP-address.

- 172.22.11.2 in case of USB devices
- For Ethernet depending on DHCP

If the system is properly selected, the GUI will run, if there is an error, the GUI stops and indicates an error. In the latter case, make sure that all connections are established and the system is powered. After selecting the system restart the GUI as described in chapter 0.
4.5.5 Save all settings

Current settings may be saved to be active after reboot again. If the button “Save_All_Settings” is pressed, all settings are stored permanently in the system.

Please note, that current settings of the system are stored. I.e. the settings have to be applied before saving according to chapter 4.5.6.

4.5.6 Change Resolver settings

All following settings may be changed in the GUI. If several Resolver modules are applied, settings take effect only for a single selected channel, after the “Apply_Settings” button has been pressed.

I.e. first “Select_channel_1...4” (Optional for several modules)

Then change settings as described in the following sub-chapters

Then press “Apply_Settings”.

If settings should be stored permanently, press “Save_All_Settings”
4.5.6.1 Speed settings

The speed settings include the following:

- Rotate_Enable:
  - continuously rotate, when TRUE
  - approach fixed position when FALSE.
- Direction:
  - Rotate “left” with increasing angle when TRUE
  - Rotate “right” with decreasing angle when FALSE
- RPM_Set:
  - Sets the speed of rotation in “rounds per minute”, when SYNC_Enable is FALSE.
  - When rotation is disabled, RPM_Set defines the maximum speed to approach a fixed position, when fixed position changes.
- SYNC_Enable:
  - Use external synchronisation input when TRUE
    - Time between positive edges on SYNC input defines speed
    - Note, that the speed is limited to RPM_Set, when RPM_Set is higher than SYNC
  - Use RPM_Set as speed value when FALSE.

4.5.6.2 Position settings

Position settings include the following:

- Position_degrees_Set:
  - Position to set in the range 0…360°
  - Only valid when rotation is disabled
  - and no position is received on serial line for this channel.
- SYNC_Phase_degrees:
  - Angle in the range 0…360°
4.5.6.3 Amplitude settings

The transformation ratio of a channel may be changed by Amplitude settings. There are two values, which define the transformation ratio:

- PGA Setting:
  - Programmable gain amplifier defines the maximum range of the transformation ratio
  - Setting between 0...7 according to the table in the following figure
- Amplitude [%]:
  - Defines the fine tuning within the current range, defined by the PGA
  - Set in the range 0...100%.

These two values are written to the system and really define the transformation ratio.

To make amplitude settings easy, a Transformation ratio may be entered. When a new value for “Transformation_Ratio” is entered, “PGA_Setting” and “Amplitude [%]” are calculated automatically to an optimal value.

4.5.7 Current Status indicators

Current status indicators are as follows:

- RPM_actual:
  - Current speed, depending on
  - Either RPM_Set
  - Or synchronisation input speed.
- SYNC_Phase_LUT
  - Internal representation of SYNC_Phase
- Position_Set_LUT
  - Internal representation of fixed position
- Current position [%]
  - Current Position in the range 0...360°
- Sample_Rate_Actual
  - Internal speed representation
  - ≈25ns-Ticks for a single step
- RPM.Sync
  - Speed of the external SYNC input in RPM
- Position_LUT_Act
  - Current Position (internal value)
- Position_LUT_Set
  - Internal representation of fixed position
  - Either fixed setting or received data
4.6 VIs for integration into user application

To set simulation parameters or read current status, two main VIs may be used to be integrated in a user application. Both VIs are available in the Stand-alone LabVIEW-example GUI.

These VIs don’t need an open or close VI. They may be called by any LabVIEW application or TestStand Sequence.

4.6.1 PC_ResSi_Wr.vi

PC_ResSi_Wr.vi sets the new status of the resolver simulation. The input parameters are described in chapter 4.1. The output parameters ..._LUT are internal representations of the settings. These outputs may be ignored.

For the “Refnum in”, please connect a valid reference to the device according to chapter 4.5.4

4.6.2 PC_ResSi_Rd.vi

PC_ResSi_Rd.vi reads the current status of the resolver simulation. The output parameters are described in chapter 4.1

For the “Refnum in”, please connect a valid reference to the device according to chapter 4.5.4