

# cRIO Resolver Simulation cRIO RVDT Simulation

Manual V3.0





# Content

1.	Gen	eral		3
	1.1	Revis	sion history	3
	1.2	Abbr	reviations	}
	1.3	Purp	oose	}
	1.4	Anne	exes 2	ł
	1.5	List c	of tables	ł
	1.6	List c	of figures	ł
2.	Intro	oduct	ion	5
	2.1	Reso	blver sensor	5
	2.2	Reso	blver simulation	5
	2.3	RVD	T sensor	5
3.	Harc	dware	2	7
	3 1	Bloc	k diagram	7
	3.2	Inter	rfaces	,
	3.3	Pin c	500t	3
	3.4	Tech	nnical data	)
	3.5	Exan	nple Waveforms (Resolver)	)
	3.6	Exan	nple Waveforms (RVDT)	L
4.	Soft	ware		. 13
	<b>4</b> 1	Lahv	view Project	ł
	ч. <u>т</u> Д 1 <sup>с</sup>	1	General 13	, ł
	4.1.2	2	Adding a new RIQ target	, }
	4.2	- FPG/	A	1
	4.2.2	1	Top VI & FPGA Interface	1
	4.2.2	2	Sine & Cosine Lookup Tables	7
	4.2.3	3	Adding a new channel	7
	4.3	Real	Time System	)
	4.3.2	1	Network Interface (Shared Network Variables)	<del>)</del>
	4.3.2	2	Resolver Simulation (RT_ResSi)	)
	4.3.3	3	RVDT Simulation (RT_RVDT)	Ĺ
	4.4	PC		3
	4.4.2	1	Execution of demo software	}
	4.4.2	2	Resolver Simulation	}
	4.4.3	3	RVDT Simulation	ł



# 1. General

# **1.1 Revision history**

Date	Version	Changes
21.11.2012	1.0	Initial release
		- added: screenshots
03.12.2012	1.1	- added: block diagram
		- changed: software interface
07.12.2012	1.2	Adaption to a more generic documentation
29.01.2013	1.3	Adaption of software part to control by DLL, FPGA and LabVIEW
28.03.2013	2.0	Added extension for HW version 2.0 including programmable amplitude.
09.04.2015	2.1	Updated Software for LV2013, added Executable GUI
27.05.2015	2.2	Added Speed ramp functionality
		- Added RVDT Support
29.11.2016	3.0	- Updated FPGA (New TOP-VI, Prepared multichannel support)
		- New software part (RVDT mode, ResSi mode still missing)

Table 1: Revision history

# **1.2 Abbreviations**

Abbreviation	Description
cRIO	Compact reconfigurable input output module
FIFO	First in first out
FPGA	Field programmable gate array
LUT	Look-up table
MAX	Measurement & Automation Explorer
PGA	Programmable gain amplifier
RPM	Revolutions per minute
RT	Real time
SPI	Serial peripheral interface
VI	Virtual instrument
ResSi	Resolver Simulation
RVDT	Rotary Variable Differential Transformer

Table 2: Abbreviations

# **1.3 Purpose**

This document describes the hardware functionality and the usage of the software interface for IRS resolver simulation module.



# 1.4 Annexes

Nr.	Document	Date	Remark			
1	cRIO_Resolver_Simulator_V1.2.pdf	07.01.2013	Schematic			
Table 3: Annexes						

# 1.5 List of tables

Table 1: Revision history	3
Table 2: Abbreviations	3
Table 3: Annexes	4
Table 5: Pin out front connector	8
Table 4: Technical data	9

# 1.6 List of figures

Figure 1: Resolver principle	5
Figure 2: Resolver signal	5
Figure 3: typical simulation waveform	6
Figure 4: RVDT principle	6
Figure 5: Block diagram	7
Figure 6: Input and output signals at 10000 rpm	10
Figure 7: Input and output signals at 4000 rpm	10
Figure 8: Input and output signals at 1000 rpm	10
Figure 9: Details on switching point	11
Figure 10: RVDT input and differential output signal at 0°	11
Figure 11: RVDT input and differential output signal at +30° (max.)	12
Figure 12: RVDT input and differential output signal at -15°	12
Figure 13: Add a new RIO target (Step: 1-3)	14
Figure 14: Add a new RIO target (Step: 5)	14
Figure 15: FPGA Top VI	15
Figure 16: FPGA_Top.vi - LUT Update	17
Figure 17: Creat a new channel on FPGA	18
Figure 18: Copy FPGA memories	18
Figure 19: Example for reading a network variable (PC)	19
Figure 20: Example for writing a network variable (PC)	19
Figure 21: RT_RVDT_Top.vi - Flow Chart	22
Figure 22: RVDT LUT Example Data Diagram	23
Figure 23: PC_RVDT_Top.vi – GUI	24



# 2. Introduction

IRS cRIO resolver simulator can be used in a National Instruments Compact-RIO chassis to simulate the signal of the resolver sensor of electric motors.

# 2.1 Resolver sensor

Resolver sensors are often used in the power-train of electrical or hybrid vehicles. Following figure shows the principle of a typical resolver, where the Excitation winding "R" is rotating. The two stator windings receive the energy from the excitation and generate a signal with an amplitude, depending on the rotor position.





Figure 1: Resolver principle

When the Excitation winding is rotating, the two stator **S** windings will show a signal similar to the following figure on the right.

# 2.2 Resolver simulation

For component testing of the power stages of the motor driver, it is often not desired to include an original motor with its sensors in the tester. On the other hand the resolver signal should be generated for both functional test, End-Of-Line test or for lifetime tests during design validation.

Especially for lifetime testing IRS provides test systems which simulate the original motor by means of passive inductive loads. With this setup high phase currents of 400A<sub>rms</sub> can be generated, while the power loss is very low, since the energy is stored as reactive power in the load coils.

The inverter, which is tested and generates the phase currents through the load coils, must "see" the same conditions as it would see with a real electric motor in the car. Thus, the sensor signal of the electric machine must be emulated. At this point the Resolver simulation comes into play.



The resolver simulation can simulate the sensor signal of a rotating machine or may emulate specific positions of the electric motor. The module can be controlled by software to stop at certain positions or perform continuous modulation, like a rotating electric motor does. Following figure shows a typical waveform of the resolver simulator:



Figure 3: typical simulation waveform

#### 2.3 RVDT sensor

RVDT (rotary variable differential transformer) is a transformer used for measuring angular displacements. Following figure shows the principle of a typical sensor, where the metal core is rotatable in a limited angular range. The two windings on side "B" receive the energy from the excitation on side "A" and generate a signal with an amplitude depending on the core position. The displacement direction (sign) can be determined by the phase of the output signal compared to the excitation signal (positive angle  $\rightarrow 0^{\circ}$ ; negative angle  $\rightarrow 180^{\circ}$ ).



Figure 4: RVDT principle

# 3. Hardware

The following chapter highlights the hardware of the module.

# 3.1 Block diagram

The following figure shows the block diagram of the module. The signals on the right are accessible to the user. The signals on the left represent the Compact-RIO interface and are not described in detail in this manual.



#### Figure 5: Block diagram

All input and output signals are isolated from the Compact-RIO. The Excitation reference input, sine and cosine outputs are isolated by means of transformers. The SYNC input is digitally isolated by means of optocoupler.

# **3.2 Interfaces**

The user interface Signals have the following functionality. Every signal has a positive and negative terminal.

#### - Excitation reference In:

- Input signal from the power converter to be tested
- Typical sine wave signal of about 10V<sub>pp</sub> is applied
- Sine / Cosine Out:
  - Output signals from the simulation, which is an Amplitude-modulated representation of the excitation signal. Modulation is performed by software.
  - In **RVDT** mode the output signal is taken between Sin+ and Cos+ (Sin- and Cos- needs to be tied together) → Difference output signal:





#### - SYNC input (ResSi only):

- This signal can be used to synchronize the modulation frequency of sine and cosine outputs to a speed signal (not used in RVDT mode).
- I.e. RPM (speed) of the motor can be applied here.

#### 3.3 Pin out

The following table shows the pin out of the front connector.

Pin	Description	Resolver Similator
0	SYNC +	TIPE
1	SYNC -	
2	Sine OUT -	STIC
3	Sine OUT +	SINC- SN-
4	-	SIP SIP
5	Cosine OUT -	009-
6	Cosine OUT +	
7	-	
8	Excitation reference IN -	0
9	Excitation reference IN +	

Table 4: Pin out front connector

An input sine wave will be will be modulated depending on the requested sense of rotation and motor speed. The modulated signals will be output as a damped sine wave and a damped (and phase shifted) cosine wave. The attenuation can be configured by software.

It is also possible to set a static rotor angle.

Furthermore a synchronization input is available which can be used to measure an external frequency for example.



# 3.4 Technical data

Signal	Item	Min	Typical	Max	Unit
Supply voltage	Supply voltage (provided by cRIO chassis, no external voltage required)	4,5		5,5	V
	Power consumption (provided by cRIO chassis)		50		mA
Excitation reference input	Excitation reference voltage range			20	V <sub>pp</sub>
	Excitation reference input resistance (@10 kHz, inductive)		2000		Ω
	Excitation reference input frequency	2	10	20	kHz
SYNC input	SYNC input voltage range (peak voltage)	5		50	$V_{peak}$
	SYNC input detection threshold		3		V
	SYNC input frequency	1		200	Hz
	SYNC input current (U > 3V )	2		7	mA
Sine / Cosine output	Sine/ Cosine Output level (depends on software settings)	0		20	V <sub>pp</sub>
	Output resistance (@2,5 10 kHz )	5	7	20	Ω

Table 5: Technical data

# 3.5 Example Waveforms (Resolver)

The next screenshots illustrate the functionality (channel 1: excitation, channel 2: sine output, channel 3: cosine output).







Figure 7: Input and output signals at 4000 rpm



Figure 8: Input and output signals at 1000 rpm





Figure 9: Details on switching point

# 3.6 Example Waveforms (RVDT)

The next screenshots illustrate the functionality (channel 3: excitation; channel M: differential output signal; max. angle (setup): 30°).



Figure 10: RVDT input and differential output signal at 0°

0000





Figure 11: RVDT input and differential output signal at +30° (max.)



Figure 12: RVDT input and differential output signal at -15°



# 4. Software

# 4.1 Labview Project

# 4.1.1 General

The project contains the complete software for the target:

- FPGA
- Real Time System: RT\_ResSi & RT\_RVDT
- Computer: PC\_ResSi & PC\_RVDT

The targets cRIO-9074, cRIO-9075 and sbRIO-9602 are already predefined and precompiled for one channel, but it's easy to add further targets and/or channels to the project.

Note 1: The PC software is for demonstration purposes only.

Note 2: The RT system is not necessary required but recommended. The FPGA can also be directly controlled by a computer, but this manual will only handle the recommended way (FPGA  $\leftarrow \rightarrow$  RT  $\leftarrow \rightarrow$  Network Shared Variables  $\leftarrow \rightarrow$  PC).

### 4.1.2 Adding a new RIO target

Adding a new RIO target is very simple. Following a short description:

- 1. Create a new target device
  - Right click on project  $\rightarrow$  New  $\rightarrow$  Targets and Devices...
  - Select the target
  - The new target is appears in project explorer
- 2. Copy required elements from old targets to the same location in the new target
  - Folders: RT, RT\_ResSi, RT\_RVDT
  - Add the FPGA target (Right click on new Chassis  $\rightarrow$  New  $\rightarrow$  FPGA Target)
  - Copy FPGA Elements: "[0]\_ResSi" (Folder & Device), "FPGA", "Memory", "SPI\_Resolver\_Clock"
- 3. Create new build specifications for FPGA, RT\_ResSi and RT\_RVDT by using the old ones as templates (modify just the "Name" [1], "Target Directory" [2] and update the "Source Files" [3])
- 4. Build the FPGA build specification and wait until finish (takes some time)  $\rightarrow$  Bit File
- 5. Add the new bit file to "RT\_ResSi/RT\_OpenFPGA.vi":
  - Duplicate Subdiagramm
  - Set the Symbol to "DeviceCode" and the value to the target device code, then hit "OK" (to get the device code right click on new target → Properties → Conditional Disable Symbols → DeviceCode)
  - Configure the "Open FPGA VI Reference" to point to the new generated FPGA bit file
- 6. Build the required RT build specification ("Run as startup")

🖪 Resolver.lvproj * - Project Explorer 🛛 💷 🔀		
File Edit View Project Operate Tools Window H	RT_ResSi Properties	
] 🏝 😅 🗿   X 🗈 🗅 🗙    🕵 尾   🎟 🕶 🚰 /	Category	Toformation
Items Files	Information 3.3	Information
🕞 💽 Project: Resolver.lvproj	Source Files Destinations	Build specification name
Wy Computer	Source File Settings	RI_ResSi S.1
PC_RVDT	Advanced Additional Exclusions	Target filename
PC	Version Information	startup.rtexe
Build Specifications	Web Services Pre/Post Build Actions	Local destination directory
🗊 🌃 cRIO-9074 (0.0.0.0) [Unconfigured IP Address]	Component Definition	C:\Users\mima1\Documents\Projekte\ResolverSim\cRIO-9075_ResolverSimulation_V30\RT_ResSi\RT_EXE\
EX CRIO-9075 (0.0.0.0) [Unconfigured IP Address]	Preview	3.2
T_ResSi		Target destination directory
⊕ Ø RT_RVDT ∠		c:\ni-rt\startup
FPGA_cRIO-9075 (RIO0, cRIO-9075)		
(]_ResSi		Build specification description
🕀 💭 Memory		
⊕ № 40 MHz Onboard Clock ■ 101 ResSi (Slot 1, cBIO-generic)		
IP Builder		
By Dependencies		
ResSi_cRIO-9075		
Dependencies		
Build Specifications 3		
T_RVDT		Build OK Cancel Help
sbRIO-9602 (192.168.101.111)		

Figure 13: Add a new RIO target (Step: 1-3)

	RT_OpenFPGA.vi Block Diagram on Resolver.lvproj/cRIO-9075	
File	e Edit View Project Operate Tools Window Help reserved to the second sec	
		^
2	CRIO-9074           Errorin           COLUSers/mimal/Documents/Projekte/Resolv	
	Configure Condition 23	
	Symbol(s) Value(s)	H.
	Make Default?	

Figure 14: Add a new RIO target (Step: 5)

#### **4.2 FPGA**

This part handles the code for the FPGA. It's setup for one device on slot 1 (channel 0) and is already prepared for extending with further channels.

#### 4.2.1 Top VI & FPGA Interface

The top vi includes all input and output variables which are needed for operation.

°°°°/irs



수 🕸 🦲 16pt App	lication Fo	nt 🔫 🏪	- <b>1</b>	<b>₩</b> *	<b>\$</b> .	•	Search	<u> </u>	
inputs LUT Update LutUpdate_ChannelNb ⇒ 0 LutUpdate_WriteSine LutUpdate_WriteCosine Speed_Set_[RPM] ⇒ 0 ÷ 0 Speed_Gradient_Set_[RF ⇒ 0 ÷ 0	( <del>-</del> ) 0 ™/s]	ResSi Setting SampleRa 0 Position_f 0 SYNC_Pha 0 PGA_Set 0 Direction Rotate_Ena SYNC_Ena RVDT_Mo	js te_[Ticks ixed_LUT ase_LUT ting ble ble de_(Rotat	]		utputs irmwar 000000 UT_Siz 023 R 0	s reVersion 00 e-1 e-1 esSi_Values Sync_Period_[Tic 0 Position_actual_1 0 SampleRate_Actr 0 Sync_PosEdge ampInterv. must b	:ks] LUT ual_[Ticks] pe = 10µs !!!	

#### Figure 15: FPGA Top VI

# Inputs:

• LUT Update Section (see: 4.2.2)

Controls for updating the sine and cosine lookup tables. Use DMA\_FIFO for writing new values.

Parameter	Description
LutUpdate_ChannelNb	Channel number for LUT write (only channel 0 is predefined)
LutUpdate_WriteSine	Set to start writing to sine LUT (DMA_FIFO).
LutUpdate_WriteCosine	Set to start writing to cosine LUT (DMA_FIFO).



ResSi\_Settings[x], Speed\_Set\_[RPM][x], Speed\_Gradient\_Set\_[RPM/s][x]
 Resolver simulation control values (Arrays where index x represents the channels number).

Parameter	Description				
SampleRate [Ticks]	ResSi Mode				
SampleNate_[Ticks]	Lindate rate of the output camples to define the retating speed. When				
	Opuale rate of the output samples to define the folding speed. When				
	<b>RPIVI</b> is the desired speed in rounds per minute:				
	$SampeRate_{[Ticke]} = \frac{40^\circ * 60}{1000}$				
	RPM * 1024				
	RVDT Mode				
	Angle changing speed rate. When $\left \frac{\Delta \varphi}{sec}\right $ is the desired angle changing rate				
	per second:				
	$ \varphi_{max}  * 40^6$				
	$SampleRate_{[Ticks]} = \frac{1}{[\Delta \varphi]}$				
	$\left \frac{-\gamma}{sec}\right  * (1023 \gg 1)$				
Position_fixed_LUT	Sets a constant position of the simulation. The value is in the range				
	01023.				
	ResSi Mode				
	$Range = 0^{\circ} \dots 360^{\circ}$				
	RVDT Mode				
	$Range = -\varphi_{max} \dots 0^{\circ} \dots \varphi_{max}$				
	$(0^\circ \rightarrow \text{Position} = 1023 >> 1 = 511)$				
SYNC Phase LUT	ResSi Mode				
	Sets the 0° simulation value, relative to the positive edge of the SYNC				
	input signal				
	The value is in the range 01023, representing an angle of 0360°				
	SYNC Phase LUT = Angle $*$ 1024/360				
PGA Setting	Maximum transformation ratio when sine/cosine LUT is defined to full				
	scale (Amplitude 100%)				
	$\hat{U}_{aver} = 0.078125 * 2^{PGA} * \hat{U}_{aver}$ where $PGA = 0.7$				
	$0.007 = 0.070123 + 2$ $0_{L07}$ where $1.011 = 0.007$				
	Set this value to "2" for hardware version 1.3!				
Direction	ResSi Mode				
Direction	Sets sense of rotation				
	FALSE: Left				
	TRUE: Right				
Rotate Enable	ResSi Mode				
Notate_Enable	TRUE: a rotating machine is simulated				
	EALSE: a fixed position is simulated				
SVNC Enable	PacSi Mode				
	TPLIE: rotating speed derived from the SVNC input frequency				
	EALSE: rotating speed derived from the Sample Date[Ticks] input				
DV/DT Mada					
(Detetion)	INUE: RVD1 MODE				
	FALSE: Resolver simulation mode (detault)				
Speed_Set_[RPM]	Kessi wode				
	Speed ramp target speed in RPM				
Speed_Gradient_Set	ResSi Mode				
_[RPM/s]	Speed change rate in RPM per second, take new speed immediately,				
	when 0. Otherwise 1 RPM/s up to 16e6 RPM/s				



#### Outputs:

- LUT\_Size-1 Constant: The value represents the last index of the sinus and cosine lookup tables.
- FirmwareVersion
   Constant: FPGA Firmware versions date (HEX-Format: yyyymmdd)
- ResSi\_Values[x]

Resolver simulation status values (Array where index x represents the channels number).

Parameter	Description
Sync_Period_[Ticks]	ResSi Mode
	Number of ticks between two positive edges on SYNC input
	(Ticks of 25ns)
Position_actual_LUT	Actual position of the simulation (see: "Position_fixed_LUT").
SampleRate_Actual_[Ticks]	ResSi Mode
	Current update rate of the output samples defining the rotating
	speed.
Sync_PosEdge	ResSi Mode
	Sync external speed signal to positive edge.

# 4.2.2 Sine & Cosine Lookup Tables

The output waveforms are saved in two lookup tables with 1024 16-bit signed integer elements each. One LUT is responsible for the sine output and the second one for the cosine output. These tables can (should) be update by the user. For this purpose there are three controls and one DMA available.

For updating, the developer can use "RT\_PC\_LUT\_Write.vi" located in "RT\_Share". It does the following steps:

- Write the desired channel number to "LutUpdate\_ChannelNb". In default state there is just one channel available.
- Set "LutUpdate\_WriteSine" or "LutUpdate\_WriteCosine" to true to initiate a new transfer.
- Write 1024 values to the DMA "DMA\_FIFO" and wait some milliseconds after.
- Reset the binary write value to false.





# 4.2.3 Adding a new channel

- Create a new slot
  - Right click on the FPGA target → New → C Series Module → New target or device → C Series Module
  - Name: "[x]\_ResSi" where x = channel number (in this example x = 1)



#### • Type: cRIO-generic

Remark: If this option is not available, the following line must be added to the LabVIEW.ini file (LabVIEW must be closed):

cRIO\_FavoriteBrand=generic

Location: Slot number

Image: Internet Testilo (32:18)     Image: Internet Testilo	01.111)  File Start IP Generator Select Secution Mode Add Add BD Dexics Stapu- Final Project Imma Arrange By Expand All Collapse All Remove from Project Remame F2	Vi Virual Folder Virual Folder Unturn Virual Centrel Library Class Statechart Class Statechart Teti Vecton PPGA 10 PFGA 10 PFGA 50 PFGA 10 PFGA 10 PFG	Add Turget and Decks on add0 PDA      Tegst and Decks      Outbing target of onlocal      Outbing target of onlocal	New C Series Module       Name       [1]_ResSi       Type       CRIO-generic       Location       Slot 2
	Help Properties	FIFO Component-Level IP	Refresh OK Cancel Help	OK Cancel Help

Figure 17: Creat a new channel on FPGA

• Create a copy of all memories except DMA\_FIFO (Change the name of each memory to represent the new channel number, in this case 1).



Figure 18: Copy FPGA memories

- The following changes needs to be made:
  - FPGA\_Top.vi → SPI Handlers

Duplicate frame and set the new port pins ("[1]\_ResSi/..." in this case).

- FPGA\_Top.vi → Speed Ramp Generator
  - Increase array size of the two input variables by one (in this case to 2): Right click on variable → Properties → Size → Fixed
  - Duplicate frame, set the new memory ("[1]\_RampSampleRate\_[Ticks]" in this case) and connect the vi to the next array elements (by extending the "Index Array" elements)
- FPGA\_LutUpdate.vi

Duplicate case element and update the memories ("[1]\_LUT\_Sine" and "[1]\_LUT\_Cosine" in this case).

- FPGA\_ResolverSim.vi
  - Increment the size of "ResSi-Settings" by one (in this case to 2) and repeat this step also on the top vi.
  - Duplicate frame and update all constants ("[1]..." in this case).
  - Connected the input and output variable to the new array entry.
- Rebuild the FPGA target
- If you use the real time system, you need to create a copy of the network variables for the new channel. For further information's see chapter 0.



# 4.3 Real Time System

The software for the real time system controls the device according to the values it gets from network interface (Shared Network Variables).

Note: It is also possible to control the FPGA without using the real time system. The user may design his own application.

# 4.3.1 Network Interface (Shared Network Variables)

To control the simulation the real time system is communicating with the host application by using a technique called "Shared Network Variables". This are containers of variables which can be accessed by a special network address. The containers are located in the RT folders ("RT\_ResSi" or "RT\_RVDT"):

- ResSi\_Variables.lvlib / RVDT\_Variables.lvlib Contains non channel related variables like FPGA version
- ResSi\_Variables\_x.lvlib / RVDT\_Variables\_x.lvlib Contains channel related variables where x represents the channel number (each channel will have its own file).

# 4.3.1.1 Access a variable from host computer

To access a variable from a remote system, the developer can use the VI "RT\_PC\_ResSi\_NetVarPathGen.vi" ("RT\_PC\_RVDT\_NetVarPathGen.vi" respectively) located in "RT\_ResSi/Share" ("RT\_RVDT/Share" respectively) together with a "Read Variable" or "Write Variable" control.

PC example for reading the actual angle and for writing a new angle in RVDT simulator mode:





Figure 20: Example for writing a network variable (PC)

- TargetIP: RIO ip address or hostname
- Angle\_Actual / Angle: Name of the desired variable in "RVDT\_Variables\_x.lvlib"
- ChannelNb: Channel number  $\rightarrow$  x (if x = 255, access goes to "RVDT\_Variables.lvlib")



- 4.3.1.2 Adding a new channel (example for RVDT channel 1):
- 1. If not done, add the new channel to the FPGA code (see 4.2.3)
- 2. Create copy of "ResSi\_Variables\_0.lvlib" and rename to "ResSi\_Variables\_1.lvlib" (this step cannot be done in project explore, instead use windows explorer)
- 3. Update FPGA reference
  - Open "RT\_RVDT/RT\_RVDT\_Thread.vi"
  - Right click on "RefnumIn" and select "Open Type Def."
  - Right click on "Reference" and chose "Configure FPGA VI Reference..."
  - Click on "Import from bitfile...", browse to the required bit file located in "FPGA Bitfiles" and open it
  - Save everything
- 4. Update build specification and rebuild
  - Right click on "RIO-System/Build\_Specification/RT\_RVDT" → Properties
  - Select "Source Files" on right side
  - Browse to "RT\_RVDT/RVDT\_Variables\_1.lvlib" and add it to section "Always Included"
  - Rebuild and flash ("Run as startup")

### 4.3.2 Resolver Simulation (RT\_ResSi)

Placeholder  $\rightarrow$  Use version 2.2 instead!



# 4.3.3 RVDT Simulation (RT\_RVDT)

This section describe the real time system for RVDT simulation mode.

# 4.3.3.1 Control Interface (RVDT\_Variables)

Like told in section 4.3.1 the RVDT simulation will be controlled by network shared variables. The following table describe them:

Variable	Туре	Access	Description	Unit
FPGA_Version (common)	UInt32	r	HEX coded FPGA compilation date:	
			Format: 0xYYYYMMDD	
Angle	Double	r/w	Simulation angle in degree	0
Angle_Actual	Double	r	Current simulation angle in degree	0
Angle_DegreePerSec	Double	r/w	Moving speed to new angle position	Δ°
				sec
Angle_Max	Double	r/w	Maximum angle swing (absolute value):	0
			Angle where the difference output signal is at	
			his maximum amplitude set up by	
			"LUT_Amplitude" and PGA.	
LUT_Amplitude	Double	r/w	Maximum amplitude of the differential output	%
			signal relative to the excitation signal amplitude	
			multiplied with PGA (see "LUT_Write").	
LUT_Calibration	CTL[1]	r/w	Calibration settings (see "LUT_Write")	
LUT_Write	Boolean	r/w	Set to update the lookup tables with new data	
			calculated with the values in "LUT_Amplitude"	
			and "LUT_Calibration".	
			True: Start update process (set by user)	
		,	False: Update process finished (set by RT)	
PGA	UInt8	r/w	PGA setting (Range: 07):	
			$U_{OUT} = 0.078125 * 2^{FGA} * U_{LUT}$	
SaveConfig	Boolean	r/w	Set to permanently save current configuration	
			and angle setup in real time system flash	
			memory (It will be loaded on every start up).	
			Irue: Start saving process (set by user)	
			False: Saving process finished (set by RT)	

### $CTL[1] \rightarrow RT_PC_RVDT_LUT_Calibration.ctl$

Variable	Туре	Description	Unit
SineAmplitude_%	Double	Amplitude correction factors for lookup table	%
CosineAmplitude_%		(see "LUT_Amplitude")	
		<i>Amplitude<sub>LUT</sub></i> = " <i>LUT_Amplitude</i> " * <i>x</i>	
SineDCOffset_%	Double	LUT DC offset correction amplitude relative to	%
CosineDCOffset_%		the excitation signal amplitude multiplied with	
		PGA	
		$Amplitude_{LUT} = "LUT_Amplitude" + x$	



#### 4.3.3.2 RT\_RVDT\_Top.vi

Top vi of the real time system in RVDT simulation mode.



Figure 21: RT\_RVDT\_Top.vi - Flow Chart

# 4.3.3.3 RT\_RVDT\_Thread.vi

This vi is responsible for controlling the FPGA. It is called cyclic (100ms) from top vi for each available channel on FPGA (parallel as multi thread).



- LUT\_Size-1: Last index of the lookup tables (get it from FPGA)
- ChannelNb: Channel number
- ResSi\_Values: Connect to FPGA "ResSi\_Values" array element at index defined by "ChannelNb"
- ResSi\_Settings: Connect to FPGA "ResSi\_Settings" array element at index defined by "ChannelNb"

#### 4.3.3.4 RT\_RVDT\_SaveCfg.vi & RT\_RVDT\_LoadCfg.vi

This are used for saving the current configuration to flash memory and for loading it again.

# 4.3.3.5 RT\_PC\_RVDT\_LUT\_ValueWrite.vi

With this vi the update date for the lookup tables will be created. It takes the amplitude (LUT\_Amplitude) and the calibration settings (LUT\_Calibration) as input parameters and generates the lookup table data for both tables. The following diagram shows example data (LUT-Size = 1024; Max. Angle =  $+-30^{\circ}$ ; LUT\_Amplitude = 100%):



Figure 22: RVDT LUT Example Data Diagram

#### **4.4 PC**

The Software for PC is mostly for demonstrations and test purposes only, however many of its components (vi's) can be used also in own software implementations. This makes the developing of costumer applications faster and easier.

Note: The PC software included in this project is not suitable for direct FPGA control without using the real time system!

#### 4.4.1 Execution of demo software

To start the software there are two possibilities available. The first approach is to open the desired top vi ("PC\_ResSi\_Top.vi" or "PC\_RVDT\_Top.vi") and push the run button. The second possibility is to build the predefined build specification (if not already done) and then to start the compiled executable located in sub folder "PC\_EXE". The advantage of second method is that it needs just the run time installed on the target machine.

#### 4.4.2 Resolver Simulation

See documentation version 2.2.

0000

# 4.4.3 **RVDT Simulation**

#### 4.4.3.1 Demo & Test GUI



#### Figure 23: PC\_RVDT\_Top.vi – GUI

- 1. Basic configuration
  - Target IP / Hostname  $\rightarrow$  RIO target address
  - FPGA Versions (Date) → FPGA compile date (Format: YYYYMMDD)
  - Channel Number  $\rightarrow$  Current selected channel to control
- 2. Angled Control
  - Angle [°]  $\rightarrow$  Desired simulation angle in degree
  - Set / Update → Start moving to position defined by "Angle [°]"
  - Act. Angle [°]  $\rightarrow$  Actual simulation position in degree
- 3. Device Setup
  - Set Config.  $\rightarrow$  Write configuration to target
  - Get Config.  $\rightarrow$  Read current configuration from target
  - Save Config.  $\rightarrow$  Save current configuration permanently to target flash memory
  - Max. Angle [°] → Maximum angle swing (see 0)
  - Angle Speed [°/sec]  $\rightarrow$  Moving speed to new angle position (see 0)
  - Amp. Transger Factor  $\rightarrow$  Transfer factor between excitation signal and differential output signal
  - Calibration  $\rightarrow$  Calibration settings (see 0 > RT\_PC\_RVDT\_LUT\_Calibration.ctl)
- 4. Application Control



#### 4.4.3.2 VIs for integration into user application

There are some vi's for communicating with the real time system. This vi's can be used in any user application:

- PC\_RVDT\_FPGAVersion.vi  $\rightarrow$  Read the FPGA compilation date



PC\_RVDT\_SetAngle.vi → Set new simulation angle



PC\_RVDT\_GetStatus.vi → Read current status (actual angle)

TargetIP CurrentAngle ErrorIn CurrentAngle (RT) ErrorOut ChannelNb

PC\_RVDT\_GetConfig.vi  $\rightarrow$  Get current configuration



PC\_RVDT\_SetConfig.vi → Set a new configuration



- PC\_RVDT\_SaveConfig.vi -> Save configuration permanently to flash memory (boot config)

